Introduction to VLSI architecture design approaches and methodologies for digital signal processing systems, digital memory circuits and architectures, and computer VLSI arithmetic. Topics include: pipelining, parallel processing, timing and clocking, systolic architectures, digital filter architectures, Viterbi decoder architectures, SRAM, DRAM, flash memory, high-speed adder and multiplier architectures. Laboratory experiments involve the use of commercial EDA tools with hardware description language (HDL).
| Spring | Summer | Fall | ||
|---|---|---|---|---|
| (Session 1) | (Session 2) | |||
| 2025 | ||||
| 2024 | ||||
| 2023 | ||||
| 2022 | ||||
| 2021 | ||||
| 2020 | ||||
| 2019 | ||||
| 2018 | ||||
| 2017 | ||||
| 2016 | ||||
| 2015 | ||||
| 2014 | ||||
| 2013 | ||||
| 2012 | ||||
| 2011 | ||||
| 2010 | ||||
| 2009 | ||||
| 2008 | ||||
| 2007 | ||||
| 2006 | ||||
| 2005 | ||||
| 2004 | ||||
| 2003 | ||||
| 2002 | ||||
| 2001 | ||||
| 2000 | ||||
| 1999 | ||||
| 1998 | ||||