lux/yuzu
1
0
Fork 0
mirror of https://git.h3cjp.net/H3cJP/yuzu.git synced 2024-12-15 23:35:38 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #243 from Subv/vertex_buffer

Browse source 
GPU: Added the vertex array registers.
This commit is contained in:
bunnei 2018-03-17 00:04:31 -04:00 committed by GitHub
parent cd4e8a989c d2888f7e90
commit c286921739
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 33 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

35
src/video_core/engines/maxwell_3d.h
View file

@ -34,12 +34,14 @@ public:
struct Regs { struct Regs {
static constexpr size_t NUM_REGS = 0xE36; static constexpr size_t NUM_REGS = 0xE36;
static constexpr size_t NumVertexArrays = 32;
static constexpr size_t MaxShaderProgram = 6;
enum class QueryMode : u32 { enum class QueryMode : u32 {
Write = 0, Write = 0,
Sync = 1, Sync = 1,
}; };
static constexpr size_t MaxShaderProgram = 6;
enum class ShaderProgram : u32 { enum class ShaderProgram : u32 {
VertexA = 0, VertexA = 0,
VertexB = 1, VertexB = 1,
@ -92,7 +94,34 @@ public:
} }
} query; } query;
INSERT_PADDING_WORDS(0x13C); INSERT_PADDING_WORDS(0x3C);
struct {
union {
BitField<0, 12, u32> stride;
BitField<12, 1, u32> enable;
};
u32 start_high;
u32 start_low;
u32 divisor;
GPUVAddr StartAddress() const {
return static_cast<GPUVAddr>((static_cast<GPUVAddr>(start_high) << 32) |
start_low);
}
} vertex_array[NumVertexArrays];
INSERT_PADDING_WORDS(0x40);
struct {
u32 limit_high;
u32 limit_low;
GPUVAddr LimitAddress() const {
return static_cast<GPUVAddr>((static_cast<GPUVAddr>(limit_high) << 32) |
limit_low);
}
} vertex_array_limit[NumVertexArrays];
struct { struct {
union { union {
@ -148,6 +177,8 @@ private:
ASSERT_REG_POSITION(code_address, 0x582); ASSERT_REG_POSITION(code_address, 0x582);
ASSERT_REG_POSITION(draw, 0x585); ASSERT_REG_POSITION(draw, 0x585);
ASSERT_REG_POSITION(query, 0x6C0); ASSERT_REG_POSITION(query, 0x6C0);
ASSERT_REG_POSITION(vertex_array[0], 0x700);
ASSERT_REG_POSITION(vertex_array_limit[0], 0x7C0);
ASSERT_REG_POSITION(shader_config[0], 0x800); ASSERT_REG_POSITION(shader_config[0], 0x800);
ASSERT_REG_POSITION(shader_code, 0xE24); ASSERT_REG_POSITION(shader_code, 0xE24);