mirror of
https://git.h3cjp.net/H3cJP/citra.git
synced 2024-11-25 06:42:45 +00:00
dyncom: Remove an unused variable
This was used prior to InterpreterTranslate existing.
This commit is contained in:
parent
8165de065b
commit
46663d657f
|
@ -3886,7 +3886,6 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) {
|
||||||
#endif
|
#endif
|
||||||
arm_inst* inst_base;
|
arm_inst* inst_base;
|
||||||
unsigned int addr;
|
unsigned int addr;
|
||||||
unsigned int phys_addr;
|
|
||||||
unsigned int num_instrs = 0;
|
unsigned int num_instrs = 0;
|
||||||
|
|
||||||
int ptr;
|
int ptr;
|
||||||
|
@ -3905,8 +3904,6 @@ unsigned InterpreterMainLoop(ARMul_State* cpu) {
|
||||||
else
|
else
|
||||||
cpu->Reg[15] &= 0xfffffffc;
|
cpu->Reg[15] &= 0xfffffffc;
|
||||||
|
|
||||||
phys_addr = cpu->Reg[15];
|
|
||||||
|
|
||||||
// Find the cached instruction cream, otherwise translate it...
|
// Find the cached instruction cream, otherwise translate it...
|
||||||
auto itr = cpu->instruction_cache.find(cpu->Reg[15]);
|
auto itr = cpu->instruction_cache.find(cpu->Reg[15]);
|
||||||
if (itr != cpu->instruction_cache.end()) {
|
if (itr != cpu->instruction_cache.end()) {
|
||||||
|
|
Loading…
Reference in a new issue